diff options
| author | Susheel Khiani <skhiani@codeaurora.org> | 2016-02-04 17:08:19 +0530 |
|---|---|---|
| committer | David Keitel <dkeitel@codeaurora.org> | 2016-03-23 21:25:36 -0700 |
| commit | a6fba6085dd06a63edfaf0ed93acee72cbfabc60 (patch) | |
| tree | a9d2020b332454afb118198f5131fd0f2046b870 /.gitignore | |
| parent | 84072b90d254c9597c06b360fdfc3a51e03eba95 (diff) | |
iommu/arm-smmu: Make atomic scm call in slave side protection mode
When we have SMMU halt/resume functionality
enabled we try to program MICRO_MMU_CTRL register
which is part of SMMU implementation defined
register space. Now targets which have slave side
protection mechanism, implementation defined
register space of SMMU is protected by XPUs along
with other SMMU global register space. As a result
we would get a fault if we directly try to program
MICRO_MMU_CTRL register.
Instead we request TZ through atomic scm call to
program this register for us. Since we have read only
permission available for these registers we need to
ensure that write operation is requested through TZ.
CRs-Fixed: 959535
Change-Id: Ie257553a25bb11785b69568d8eccbef91d8d18e0
Signed-off-by: Susheel Khiani <skhiani@codeaurora.org>
Diffstat (limited to '.gitignore')
0 files changed, 0 insertions, 0 deletions