diff options
| author | Linux Build Service Account <lnxbuild@localhost> | 2016-11-10 15:14:40 -0800 |
|---|---|---|
| committer | Gerrit - the friendly Code Review server <code-review@localhost> | 2016-11-10 15:14:40 -0800 |
| commit | 0307dd36e1802a8d75607c5885a2bf121903c77f (patch) | |
| tree | 6416c8b0581a588944c9fac687f826e242c3b0ee | |
| parent | c819db3dd11d7c440c9e50f145347ff9949cdd2d (diff) | |
| parent | d5540f87dbd409d269dd9ca8dd72a16c291a0799 (diff) | |
Merge "ARM: dts: msm: Update clock gcc node for MSMfalcon/Triton"
| -rw-r--r-- | arch/arm/boot/dts/qcom/msmfalcon.dtsi | 6 | ||||
| -rw-r--r-- | arch/arm/boot/dts/qcom/msmtriton.dtsi | 6 |
2 files changed, 8 insertions, 4 deletions
diff --git a/arch/arm/boot/dts/qcom/msmfalcon.dtsi b/arch/arm/boot/dts/qcom/msmfalcon.dtsi index e8da3a7d460c..b035bc3c0f14 100644 --- a/arch/arm/boot/dts/qcom/msmfalcon.dtsi +++ b/arch/arm/boot/dts/qcom/msmfalcon.dtsi @@ -410,8 +410,10 @@ }; clock_gcc: clock-controller@100000 { - compatible = "qcom,dummycc"; - clock-output-names = "gcc_clocks"; + compatible = "qcom,gcc-msmfalcon"; + reg = <0x100000 0x94000>; + vdd_dig-supply = <&pm2falcon_s3_level>; + vdd_dig_ao-supply = <&pm2falcon_s3_level_ao>; #clock-cells = <1>; #reset-cells = <1>; }; diff --git a/arch/arm/boot/dts/qcom/msmtriton.dtsi b/arch/arm/boot/dts/qcom/msmtriton.dtsi index efae12e53852..77525f92e0e6 100644 --- a/arch/arm/boot/dts/qcom/msmtriton.dtsi +++ b/arch/arm/boot/dts/qcom/msmtriton.dtsi @@ -340,8 +340,10 @@ }; clock_gcc: clock-controller@100000 { - compatible = "qcom,dummycc"; - clock-output-names = "gcc_clocks"; + compatible = "qcom,gcc-msmfalcon"; + reg = <0x100000 0x94000>; + vdd_dig-supply = <&pm2falcon_s3_level>; + vdd_dig_ao-supply = <&pm2falcon_s3_level_ao>; #clock-cells = <1>; #reset-cells = <1>; }; |