diff options
| author | Shashank Mittal <mittals@codeaurora.org> | 2016-05-04 11:38:19 -0700 |
|---|---|---|
| committer | Kyle Yan <kyan@codeaurora.org> | 2016-05-24 14:15:28 -0700 |
| commit | 4ddfa7b6d50c817b29e662637bfa80f1cf33a5ea (patch) | |
| tree | 356acdbf16f7549deab326737ef00808bfc7c950 | |
| parent | 2f79eb0e53a88766c6a73829a87bfaa34376f6e1 (diff) | |
ARM: dts: add CSR device for msmcobalt
Add CSR device for msmcobalt target. CSR device can be used to configure
Coresight slave registers.
Change-Id: I4da057a32b57af6431ead37522f877b114188699
Signed-off-by: Shashank Mittal <mittals@codeaurora.org>
| -rw-r--r-- | arch/arm/boot/dts/qcom/msmcobalt-coresight.dtsi | 10 |
1 files changed, 10 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/qcom/msmcobalt-coresight.dtsi b/arch/arm/boot/dts/qcom/msmcobalt-coresight.dtsi index c6367c05775c..e46a163a7fab 100644 --- a/arch/arm/boot/dts/qcom/msmcobalt-coresight.dtsi +++ b/arch/arm/boot/dts/qcom/msmcobalt-coresight.dtsi @@ -1396,4 +1396,14 @@ qcom,hwevent-clks = "core_mmss_clk"; }; + + csr: csr@6001000 { + compatible = "qcom,coresight-csr"; + reg = <0x6001000 0x1000>; + reg-names = "csr-base"; + + coresight-name = "coresight-csr"; + + qcom,blk-size = <1>; + }; }; |