summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)Author
2018-08-06perf/x86/intel/uncore: Correct fixed counter index check for NHMKan Liang
2018-08-06perf/x86/intel/uncore: Correct fixed counter index check in generic codeKan Liang
2018-08-06powerpc/64s: Fix compiler store ordering to SLB shadow areaNicholas Piggin
2018-08-06MIPS: Fix off-by-one in pci_resource_to_user()Paul Burton
2018-07-28ARM: fix put_user() for gcc-8Arnd Bergmann
2018-07-28MIPS: ath79: fix register address in ath79_ddr_wb_flush()Felix Fietkau
2018-07-25x86/cpu: Re-apply forced caps every time CPU caps are re-readAndy Lutomirski
2018-07-25x86/xen: Add call of speculative_store_bypass_ht_init() to PV pathsJuergen Gross
2018-07-25x86/bugs: Rename SSBD_NO to SSB_NOKonrad Rzeszutek Wilk
2018-07-25x86/speculation, KVM: Implement support for VIRT_SPEC_CTRL/LS_CFGThomas Gleixner
2018-07-25x86/bugs: Rework spec_ctrl base and mask logicThomas Gleixner
2018-07-25x86/bugs: Remove x86_spec_ctrl_set()Thomas Gleixner
2018-07-25x86/bugs: Expose x86_spec_ctrl_base directlyThomas Gleixner
2018-07-25x86/bugs: Unify x86_spec_ctrl_{set_guest, restore_host}Borislav Petkov
2018-07-25x86/speculation: Rework speculative_store_bypass_update()Thomas Gleixner
2018-07-25x86/speculation: Add virtualized speculative store bypass disable supportTom Lendacky
2018-07-25x86/bugs, KVM: Extend speculation control for VIRT_SPEC_CTRLThomas Gleixner
2018-07-25x86/speculation: Handle HT correctly on AMDThomas Gleixner
2018-07-25x86/cpufeatures: Add FEATURE_ZENThomas Gleixner
2018-07-25x86/cpu/AMD: Fix erratum 1076 (CPB bit)Borislav Petkov
2018-07-25x86/cpufeatures: Disentangle SSBD enumerationThomas Gleixner
2018-07-25x86/cpufeatures: Disentangle MSR_SPEC_CTRL enumeration from IBRSThomas Gleixner
2018-07-25x86/speculation: Use synthetic bits for IBRS/IBPB/STIBPBorislav Petkov
2018-07-25x86/cpu: Make alternative_msr_write work for 32-bit codeJim Mattson
2018-07-25x86/bugs: Fix the parameters alignment and missing voidKonrad Rzeszutek Wilk
2018-07-25x86/bugs: Make cpu_show_common() staticJiri Kosina
2018-07-25x86/bugs: Fix __ssb_select_mitigation() return typeJiri Kosina
2018-07-25x86/bugs: Rename _RDS to _SSBDKonrad Rzeszutek Wilk
2018-07-25x86/speculation: Make "seccomp" the default mode for Speculative Store BypassKees Cook
2018-07-25seccomp: Move speculation migitation control to arch codeThomas Gleixner
2018-07-25prctl: Add force disable speculationThomas Gleixner
2018-07-25nospec: Allow getting/setting on non-current taskKees Cook
2018-07-25x86/speculation: Add prctl for Speculative Store Bypass mitigationThomas Gleixner
2018-07-25x86/process: Allow runtime control of Speculative Store BypassThomas Gleixner
2018-07-25x86/process: Optimize TIF_NOTSC switchThomas Gleixner
2018-07-25x86/process: Correct and optimize TIF_BLOCKSTEP switchKyle Huey
2018-07-25x86/process: Optimize TIF checks in __switch_to_xtra()Kyle Huey
2018-07-25x86/speculation: Create spec-ctrl.h to avoid include hellThomas Gleixner
2018-07-25x86/bugs/AMD: Add support to disable RDS on Fam[15, 16, 17]h if requestedDavid Woodhouse
2018-07-25x86/bugs: Whitelist allowed SPEC_CTRL MSR valuesKonrad Rzeszutek Wilk
2018-07-25x86/bugs/intel: Set proper CPU features and setup RDSKonrad Rzeszutek Wilk
2018-07-25x86/bugs: Provide boot parameters for the spec_store_bypass_disable mitigationKonrad Rzeszutek Wilk
2018-07-25x86/cpufeatures: Add X86_FEATURE_RDSKonrad Rzeszutek Wilk
2018-07-25x86/bugs: Expose /sys/../spec_store_bypassKonrad Rzeszutek Wilk
2018-07-25x86/cpu/intel: Add Knights Mill to Intel familyPiotr Luc
2018-07-25x86/cpu: Rename Merrifield2 to MoorefieldAndy Shevchenko
2018-07-25x86/bugs, KVM: Support the combination of guest and host IBRSKonrad Rzeszutek Wilk
2018-07-25x86/bugs: Read SPEC_CTRL MSR during boot and re-use reserved bitsKonrad Rzeszutek Wilk
2018-07-25x86/bugs: Concentrate bug reporting into a separate functionKonrad Rzeszutek Wilk
2018-07-25x86/bugs: Concentrate bug detection into a separate functionKonrad Rzeszutek Wilk
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-17 05:41:35 +0000