summaryrefslogtreecommitdiff
path: root/drivers/clk/samsung
AgeCommit message (Expand)Author
2014-03-29Merge tag 'exynos-cleanup' of git://git.kernel.org/pub/scm/linux/kernel/git/k...Arnd Bergmann
2014-03-21dt-bindings: clock: Move exynos-audss-clk.h to dt-bindings/clockTushar Behera
2014-02-14clk: samsung: exynos4: Add remaining suspend/resume handlingTomasz Figa
2014-02-14clk: samsung: Drop old suspend/resume codeTomasz Figa
2014-02-14clk: samsung: s3c64xx: Move suspend/resume handling to SoC driverTomasz Figa
2014-02-14clk: samsung: exynos5420: Move suspend/resume handling to SoC driverTomasz Figa
2014-02-14clk: samsung: exynos5250: Move suspend/resume handling to SoC driverTomasz Figa
2014-02-14clk: samsung: exynos4: Move suspend/resume handling to SoC driverTomasz Figa
2014-02-14clk: samsung: Provide common helpers for register save/restoreTomasz Figa
2014-02-14clk: exynos4: Remove remnants of non-DT supportTomasz Figa
2014-01-28Merge tag 'clk-for-linus-3.14-part2' of git://git.linaro.org/people/mike.turq...Linus Torvalds
2014-01-23Merge tag 'clk-for-linus-3.14-part1' of git://git.linaro.org/people/mike.turq...Linus Torvalds
2014-01-23Merge tag 'fixes-nc-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds
2014-01-20Merge branch 'for-next' into for-linusTakashi Iwai
2014-01-17clk: samsung: Remove unneeded semicolonSachin Kamat
2014-01-08clk: exynos-audss: add support for Exynos 5420Andrew Bresticker
2014-01-08clk: exynos5250: add clock ID for div_pcm0Andrew Bresticker
2014-01-08clk: exynos-audss: allow input clocks to be specified in device treeAndrew Bresticker
2014-01-08clk: exynos-audss: convert to platform deviceAndrew Bresticker
2014-01-08clk: exynos5440: replace clock ID private enums with IDs from DT headerAndrzej Hajda
2014-01-08clk: exynos5420: replace clock ID private enums with IDs from DT headerAndrzej Hajda
2014-01-08clk: exynos5250: replace clock ID private enums with IDs from DT headerAndrzej Hajda
2014-01-08clk: exynos4: replace clock ID private enums with IDs from DT headerAndrzej Hajda
2014-01-08clk: exynos5250: register APLL rate tableAndrew Bresticker
2013-12-30clk: exynos5250: Add CLK_SET_RATE_PARENT flag to mout_apllSachin Kamat
2013-12-30clk: samsung: exynos5250: Fix parents of gate clocks from MFC domainTomasz Figa
2013-12-30clk: samsung: exynos5250: Correct parent list of audio muxesTomasz Figa
2013-12-30clk: samsung: exynos5250: Add missing unpopulated mux parentsTomasz Figa
2013-12-30clk: samsung: exynos5250: Fix parent of gate clocks from DISP1 domainTomasz Figa
2013-12-30clk: samsung: exynos5250: Fix parents of gate clocks from GSCL domainTomasz Figa
2013-12-30clk: samsung: exynos5250: Make names of mux and div clocks consistentTomasz Figa
2013-12-30clk: samsung: exynos5250: Sort definitions by registers and bitfieldTomasz Figa
2013-12-30Merge branch 'samsung-fixes' into samsung-next-baseTomasz Figa
2013-12-30clk: exynos: File scope reg_save array should depend on PM_SLEEPKrzysztof Kozlowski
2013-12-30clk: samsung: exynos5250: Add CLK_IGNORE_UNUSED flag for the sysreg clockAbhilash Kesavan
2013-12-30clk: samsung: exynos5250: Add MDMA0 clocksAbhilash Kesavan
2013-12-30clk: samsung: exynos5250: Fix ACP gate register offsetAbhilash Kesavan
2013-12-30clk: exynos5250: fix sysmmu_mfc{l,r} gate clocksAndrew Bresticker
2013-12-30clk: samsung: exynos4: Correct SRC_MFC registerSeung-Woo Kim
2013-12-21clk: samsung: exynos4: Fix definition of div_mmc_pre4 dividerTomasz Figa
2013-12-04clk: exynos5420: fix cpll clock register offsetsChander Kashyap
2013-11-24clk: samsung: s3c64xx: Remove clock aliases of old DMA driverTomasz Figa
2013-11-24clk: samsung: s3c64xx: Add aliases for DMA clocksTomasz Figa
2013-09-17ARM: S3C64XX: Migrate clock handling to Common Clock FrameworkTomasz Figa
2013-09-09Merge tag 'clk-for-linus-3.12' of git://git.linaro.org/people/mturquette/linuxLinus Torvalds
2013-09-06clk: samsung: exynos5250: Simplify registration of PLL rate tablesTomasz Figa
2013-09-06clk: samsung: exynos4: Register PLL rate tables for Exynos4x12Tomasz Figa
2013-09-06clk: samsung: exynos4: Register PLL rate tables for Exynos4210Tomasz Figa
2013-09-06clk: samsung: exynos4: Reorder registration of mout_vpllsrcTomasz Figa
2013-09-06clk: samsung: pll: Add support for rate configuration of PLL46xxTomasz Figa
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-19 18:58:36 +0000