1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
|
/* Copyright (c) 2012-2018, 2020, The Linux Foundation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __Q6AFE_V2_H__
#define __Q6AFE_V2_H__
#include <sound/apr_audio-v2.h>
#include <linux/qdsp6v2/rtac.h>
#define IN 0x000
#define OUT 0x001
#define MSM_AFE_MONO 0
#define MSM_AFE_CH_STEREO 1
#define MSM_AFE_MONO_RIGHT 1
#define MSM_AFE_MONO_LEFT 2
#define MSM_AFE_STEREO 3
#define MSM_AFE_4CHANNELS 4
#define MSM_AFE_6CHANNELS 6
#define MSM_AFE_8CHANNELS 8
#define MSM_AFE_I2S_FORMAT_LPCM 0
#define MSM_AFE_I2S_FORMAT_COMPR 1
#define MSM_AFE_I2S_FORMAT_IEC60958_LPCM 2
#define MSM_AFE_I2S_FORMAT_IEC60958_COMPR 3
#define MSM_AFE_PORT_TYPE_RX 0
#define MSM_AFE_PORT_TYPE_TX 1
#define RT_PROXY_DAI_001_RX 0xE0
#define RT_PROXY_DAI_001_TX 0xF0
#define RT_PROXY_DAI_002_RX 0xF1
#define RT_PROXY_DAI_002_TX 0xE1
#define VIRTUAL_ID_TO_PORTID(val) ((val & 0xF) | 0x2000)
#define AFE_CLK_VERSION_V1 1
#define AFE_CLK_VERSION_V2 2
#define AFE_MAX_RDDMA 10
#define AFE_MAX_WRDMA 10
typedef int (*routing_cb)(int port);
enum {
/* IDX 0->4 */
IDX_PRIMARY_I2S_RX,
IDX_PRIMARY_I2S_TX,
IDX_AFE_PORT_ID_PRIMARY_PCM_RX,
IDX_AFE_PORT_ID_PRIMARY_PCM_TX,
IDX_SECONDARY_I2S_RX,
/* IDX 5->9 */
IDX_SECONDARY_I2S_TX,
IDX_MI2S_RX,
IDX_MI2S_TX,
IDX_HDMI_RX,
IDX_RSVD_2,
/* IDX 10->14 */
IDX_RSVD_3,
IDX_DIGI_MIC_TX,
IDX_VOICE_RECORD_RX,
IDX_VOICE_RECORD_TX,
IDX_VOICE_PLAYBACK_TX,
/* IDX 15->19 */
IDX_SLIMBUS_0_RX,
IDX_SLIMBUS_0_TX,
IDX_SLIMBUS_1_RX,
IDX_SLIMBUS_1_TX,
IDX_SLIMBUS_2_RX,
/* IDX 20->24 */
IDX_SLIMBUS_2_TX,
IDX_SLIMBUS_3_RX,
IDX_SLIMBUS_3_TX,
IDX_SLIMBUS_4_RX,
IDX_SLIMBUS_4_TX,
/* IDX 25->29 */
IDX_SLIMBUS_5_RX,
IDX_SLIMBUS_5_TX,
IDX_INT_BT_SCO_RX,
IDX_INT_BT_SCO_TX,
IDX_INT_BT_A2DP_RX,
/* IDX 30->34 */
IDX_INT_FM_RX,
IDX_INT_FM_TX,
IDX_RT_PROXY_PORT_001_RX,
IDX_RT_PROXY_PORT_001_TX,
IDX_AFE_PORT_ID_QUATERNARY_MI2S_RX,
/* IDX 35->39 */
IDX_AFE_PORT_ID_QUATERNARY_MI2S_TX,
IDX_AFE_PORT_ID_SECONDARY_MI2S_RX,
IDX_AFE_PORT_ID_SECONDARY_MI2S_TX,
IDX_AFE_PORT_ID_TERTIARY_MI2S_RX,
IDX_AFE_PORT_ID_TERTIARY_MI2S_TX,
/* IDX 40->44 */
IDX_AFE_PORT_ID_PRIMARY_MI2S_RX,
IDX_AFE_PORT_ID_PRIMARY_MI2S_TX,
IDX_AFE_PORT_ID_SECONDARY_PCM_RX,
IDX_AFE_PORT_ID_SECONDARY_PCM_TX,
IDX_VOICE2_PLAYBACK_TX,
/* IDX 45->49 */
IDX_SLIMBUS_6_RX,
IDX_SLIMBUS_6_TX,
IDX_SPDIF_RX,
IDX_GLOBAL_CFG,
IDX_AUDIO_PORT_ID_I2S_RX,
/* IDX 50->53 */
IDX_AFE_PORT_ID_SECONDARY_MI2S_RX_SD1,
IDX_AFE_PORT_ID_QUINARY_MI2S_RX,
IDX_AFE_PORT_ID_QUINARY_MI2S_TX,
IDX_AFE_PORT_ID_SENARY_MI2S_TX,
/* IDX 54->117 */
IDX_AFE_PORT_ID_PRIMARY_TDM_RX_0,
IDX_AFE_PORT_ID_PRIMARY_TDM_TX_0,
IDX_AFE_PORT_ID_PRIMARY_TDM_RX_1,
IDX_AFE_PORT_ID_PRIMARY_TDM_TX_1,
IDX_AFE_PORT_ID_PRIMARY_TDM_RX_2,
IDX_AFE_PORT_ID_PRIMARY_TDM_TX_2,
IDX_AFE_PORT_ID_PRIMARY_TDM_RX_3,
IDX_AFE_PORT_ID_PRIMARY_TDM_TX_3,
IDX_AFE_PORT_ID_PRIMARY_TDM_RX_4,
IDX_AFE_PORT_ID_PRIMARY_TDM_TX_4,
IDX_AFE_PORT_ID_PRIMARY_TDM_RX_5,
IDX_AFE_PORT_ID_PRIMARY_TDM_TX_5,
IDX_AFE_PORT_ID_PRIMARY_TDM_RX_6,
IDX_AFE_PORT_ID_PRIMARY_TDM_TX_6,
IDX_AFE_PORT_ID_PRIMARY_TDM_RX_7,
IDX_AFE_PORT_ID_PRIMARY_TDM_TX_7,
IDX_AFE_PORT_ID_SECONDARY_TDM_RX_0,
IDX_AFE_PORT_ID_SECONDARY_TDM_TX_0,
IDX_AFE_PORT_ID_SECONDARY_TDM_RX_1,
IDX_AFE_PORT_ID_SECONDARY_TDM_TX_1,
IDX_AFE_PORT_ID_SECONDARY_TDM_RX_2,
IDX_AFE_PORT_ID_SECONDARY_TDM_TX_2,
IDX_AFE_PORT_ID_SECONDARY_TDM_RX_3,
IDX_AFE_PORT_ID_SECONDARY_TDM_TX_3,
IDX_AFE_PORT_ID_SECONDARY_TDM_RX_4,
IDX_AFE_PORT_ID_SECONDARY_TDM_TX_4,
IDX_AFE_PORT_ID_SECONDARY_TDM_RX_5,
IDX_AFE_PORT_ID_SECONDARY_TDM_TX_5,
IDX_AFE_PORT_ID_SECONDARY_TDM_RX_6,
IDX_AFE_PORT_ID_SECONDARY_TDM_TX_6,
IDX_AFE_PORT_ID_SECONDARY_TDM_RX_7,
IDX_AFE_PORT_ID_SECONDARY_TDM_TX_7,
IDX_AFE_PORT_ID_TERTIARY_TDM_RX_0,
IDX_AFE_PORT_ID_TERTIARY_TDM_TX_0,
IDX_AFE_PORT_ID_TERTIARY_TDM_RX_1,
IDX_AFE_PORT_ID_TERTIARY_TDM_TX_1,
IDX_AFE_PORT_ID_TERTIARY_TDM_RX_2,
IDX_AFE_PORT_ID_TERTIARY_TDM_TX_2,
IDX_AFE_PORT_ID_TERTIARY_TDM_RX_3,
IDX_AFE_PORT_ID_TERTIARY_TDM_TX_3,
IDX_AFE_PORT_ID_TERTIARY_TDM_RX_4,
IDX_AFE_PORT_ID_TERTIARY_TDM_TX_4,
IDX_AFE_PORT_ID_TERTIARY_TDM_RX_5,
IDX_AFE_PORT_ID_TERTIARY_TDM_TX_5,
IDX_AFE_PORT_ID_TERTIARY_TDM_RX_6,
IDX_AFE_PORT_ID_TERTIARY_TDM_TX_6,
IDX_AFE_PORT_ID_TERTIARY_TDM_RX_7,
IDX_AFE_PORT_ID_TERTIARY_TDM_TX_7,
IDX_AFE_PORT_ID_QUATERNARY_TDM_RX_0,
IDX_AFE_PORT_ID_QUATERNARY_TDM_TX_0,
IDX_AFE_PORT_ID_QUATERNARY_TDM_RX_1,
IDX_AFE_PORT_ID_QUATERNARY_TDM_TX_1,
IDX_AFE_PORT_ID_QUATERNARY_TDM_RX_2,
IDX_AFE_PORT_ID_QUATERNARY_TDM_TX_2,
IDX_AFE_PORT_ID_QUATERNARY_TDM_RX_3,
IDX_AFE_PORT_ID_QUATERNARY_TDM_TX_3,
IDX_AFE_PORT_ID_QUATERNARY_TDM_RX_4,
IDX_AFE_PORT_ID_QUATERNARY_TDM_TX_4,
IDX_AFE_PORT_ID_QUATERNARY_TDM_RX_5,
IDX_AFE_PORT_ID_QUATERNARY_TDM_TX_5,
IDX_AFE_PORT_ID_QUATERNARY_TDM_RX_6,
IDX_AFE_PORT_ID_QUATERNARY_TDM_TX_6,
IDX_AFE_PORT_ID_QUATERNARY_TDM_RX_7,
IDX_AFE_PORT_ID_QUATERNARY_TDM_TX_7,
/* IDX 118->121 */
IDX_SLIMBUS_7_RX,
IDX_SLIMBUS_7_TX,
IDX_SLIMBUS_8_RX,
IDX_SLIMBUS_8_TX,
/* IDX 122-> 123 */
IDX_AFE_PORT_ID_USB_RX,
IDX_AFE_PORT_ID_USB_TX,
/* IDX 124 */
IDX_DISPLAY_PORT_RX,
/* IDX 125-> 128 */
IDX_AFE_PORT_ID_TERTIARY_PCM_RX,
IDX_AFE_PORT_ID_TERTIARY_PCM_TX,
IDX_AFE_PORT_ID_QUATERNARY_PCM_RX,
IDX_AFE_PORT_ID_QUATERNARY_PCM_TX,
/* IDX 129-> 142 */
IDX_AFE_PORT_ID_INT0_MI2S_RX,
IDX_AFE_PORT_ID_INT0_MI2S_TX,
IDX_AFE_PORT_ID_INT1_MI2S_RX,
IDX_AFE_PORT_ID_INT1_MI2S_TX,
IDX_AFE_PORT_ID_INT2_MI2S_RX,
IDX_AFE_PORT_ID_INT2_MI2S_TX,
IDX_AFE_PORT_ID_INT3_MI2S_RX,
IDX_AFE_PORT_ID_INT3_MI2S_TX,
IDX_AFE_PORT_ID_INT4_MI2S_RX,
IDX_AFE_PORT_ID_INT4_MI2S_TX,
IDX_AFE_PORT_ID_INT5_MI2S_RX,
IDX_AFE_PORT_ID_INT5_MI2S_TX,
IDX_AFE_PORT_ID_INT6_MI2S_RX,
IDX_AFE_PORT_ID_INT6_MI2S_TX,
/* IDX 143 -> 150 */
IDX_AFE_PORT_ID_SECONDARY_MI2S_RX_1,
IDX_AFE_PORT_ID_SECONDARY_MI2S_RX_2,
IDX_AFE_PORT_ID_SECONDARY_MI2S_RX_3,
IDX_AFE_PORT_ID_SECONDARY_MI2S_RX_4,
IDX_AFE_PORT_ID_SECONDARY_MI2S_TX_1,
IDX_AFE_PORT_ID_SECONDARY_MI2S_TX_2,
IDX_AFE_PORT_ID_SECONDARY_MI2S_TX_3,
IDX_AFE_PORT_ID_SECONDARY_MI2S_TX_4,
/* IDX 151 -> 158 */
IDX_AFE_PORT_ID_TERTIARY_MI2S_RX_1,
IDX_AFE_PORT_ID_TERTIARY_MI2S_RX_2,
IDX_AFE_PORT_ID_TERTIARY_MI2S_RX_3,
IDX_AFE_PORT_ID_TERTIARY_MI2S_RX_4,
IDX_AFE_PORT_ID_TERTIARY_MI2S_TX_1,
IDX_AFE_PORT_ID_TERTIARY_MI2S_TX_2,
IDX_AFE_PORT_ID_TERTIARY_MI2S_TX_3,
IDX_AFE_PORT_ID_TERTIARY_MI2S_TX_4,
/* IDX 159 -> 166 */
IDX_AFE_PORT_ID_QUATERNARY_MI2S_RX_1,
IDX_AFE_PORT_ID_QUATERNARY_MI2S_RX_2,
IDX_AFE_PORT_ID_QUATERNARY_MI2S_RX_3,
IDX_AFE_PORT_ID_QUATERNARY_MI2S_RX_4,
IDX_AFE_PORT_ID_QUATERNARY_MI2S_TX_1,
IDX_AFE_PORT_ID_QUATERNARY_MI2S_TX_2,
IDX_AFE_PORT_ID_QUATERNARY_MI2S_TX_3,
IDX_AFE_PORT_ID_QUATERNARY_MI2S_TX_4,
/* IDX 167 -> 168 */
IDX_RT_PROXY_PORT_002_RX,
IDX_RT_PROXY_PORT_002_TX,
#ifdef CONFIG_MACH_LONGCHEER
IDX_AFE_PORT_ID_PSEUDOPORT_01,
#endif
AFE_MAX_PORTS
};
enum {
IDX_PRIMARY_TDM_RX_0,
IDX_PRIMARY_TDM_RX_1,
IDX_PRIMARY_TDM_RX_2,
IDX_PRIMARY_TDM_RX_3,
IDX_PRIMARY_TDM_RX_4,
IDX_PRIMARY_TDM_RX_5,
IDX_PRIMARY_TDM_RX_6,
IDX_PRIMARY_TDM_RX_7,
IDX_PRIMARY_TDM_TX_0,
IDX_PRIMARY_TDM_TX_1,
IDX_PRIMARY_TDM_TX_2,
IDX_PRIMARY_TDM_TX_3,
IDX_PRIMARY_TDM_TX_4,
IDX_PRIMARY_TDM_TX_5,
IDX_PRIMARY_TDM_TX_6,
IDX_PRIMARY_TDM_TX_7,
IDX_SECONDARY_TDM_RX_0,
IDX_SECONDARY_TDM_RX_1,
IDX_SECONDARY_TDM_RX_2,
IDX_SECONDARY_TDM_RX_3,
IDX_SECONDARY_TDM_RX_4,
IDX_SECONDARY_TDM_RX_5,
IDX_SECONDARY_TDM_RX_6,
IDX_SECONDARY_TDM_RX_7,
IDX_SECONDARY_TDM_TX_0,
IDX_SECONDARY_TDM_TX_1,
IDX_SECONDARY_TDM_TX_2,
IDX_SECONDARY_TDM_TX_3,
IDX_SECONDARY_TDM_TX_4,
IDX_SECONDARY_TDM_TX_5,
IDX_SECONDARY_TDM_TX_6,
IDX_SECONDARY_TDM_TX_7,
IDX_TERTIARY_TDM_RX_0,
IDX_TERTIARY_TDM_RX_1,
IDX_TERTIARY_TDM_RX_2,
IDX_TERTIARY_TDM_RX_3,
IDX_TERTIARY_TDM_RX_4,
IDX_TERTIARY_TDM_RX_5,
IDX_TERTIARY_TDM_RX_6,
IDX_TERTIARY_TDM_RX_7,
IDX_TERTIARY_TDM_TX_0,
IDX_TERTIARY_TDM_TX_1,
IDX_TERTIARY_TDM_TX_2,
IDX_TERTIARY_TDM_TX_3,
IDX_TERTIARY_TDM_TX_4,
IDX_TERTIARY_TDM_TX_5,
IDX_TERTIARY_TDM_TX_6,
IDX_TERTIARY_TDM_TX_7,
IDX_QUATERNARY_TDM_RX_0,
IDX_QUATERNARY_TDM_RX_1,
IDX_QUATERNARY_TDM_RX_2,
IDX_QUATERNARY_TDM_RX_3,
IDX_QUATERNARY_TDM_RX_4,
IDX_QUATERNARY_TDM_RX_5,
IDX_QUATERNARY_TDM_RX_6,
IDX_QUATERNARY_TDM_RX_7,
IDX_QUATERNARY_TDM_TX_0,
IDX_QUATERNARY_TDM_TX_1,
IDX_QUATERNARY_TDM_TX_2,
IDX_QUATERNARY_TDM_TX_3,
IDX_QUATERNARY_TDM_TX_4,
IDX_QUATERNARY_TDM_TX_5,
IDX_QUATERNARY_TDM_TX_6,
IDX_QUATERNARY_TDM_TX_7,
IDX_TDM_MAX,
};
enum {
IDX_GROUP_PRIMARY_TDM_RX,
IDX_GROUP_PRIMARY_TDM_TX,
IDX_GROUP_SECONDARY_TDM_RX,
IDX_GROUP_SECONDARY_TDM_TX,
IDX_GROUP_TERTIARY_TDM_RX,
IDX_GROUP_TERTIARY_TDM_TX,
IDX_GROUP_QUATERNARY_TDM_RX,
IDX_GROUP_QUATERNARY_TDM_TX,
IDX_GROUP_TDM_MAX,
};
enum {
IDX_SECONDARY_MI2S_RX_1,
IDX_SECONDARY_MI2S_RX_2,
IDX_SECONDARY_MI2S_RX_3,
IDX_SECONDARY_MI2S_RX_4,
IDX_SECONDARY_MI2S_TX_1,
IDX_SECONDARY_MI2S_TX_2,
IDX_SECONDARY_MI2S_TX_3,
IDX_SECONDARY_MI2S_TX_4,
IDX_TERTIARY_MI2S_RX_1,
IDX_TERTIARY_MI2S_RX_2,
IDX_TERTIARY_MI2S_RX_3,
IDX_TERTIARY_MI2S_RX_4,
IDX_TERTIARY_MI2S_TX_1,
IDX_TERTIARY_MI2S_TX_2,
IDX_TERTIARY_MI2S_TX_3,
IDX_TERTIARY_MI2S_TX_4,
IDX_QUATERNARY_MI2S_RX_1,
IDX_QUATERNARY_MI2S_RX_2,
IDX_QUATERNARY_MI2S_RX_3,
IDX_QUATERNARY_MI2S_RX_4,
IDX_QUATERNARY_MI2S_TX_1,
IDX_QUATERNARY_MI2S_TX_2,
IDX_QUATERNARY_MI2S_TX_3,
IDX_QUATERNARY_MI2S_TX_4,
IDX_GROUP_MI2S_PORT_MAX,
};
enum {
IDX_GROUP_SECONDARY_MI2S_RX,
IDX_GROUP_SECONDARY_MI2S_TX,
IDX_GROUP_TERTIARY_MI2S_RX,
IDX_GROUP_TERTIARY_MI2S_TX,
IDX_GROUP_QUATERNARY_MI2S_RX,
IDX_GROUP_QUATERNARY_MI2S_TX,
IDX_GROUP_MI2S_MAX,
};
enum afe_mad_type {
MAD_HW_NONE = 0x00,
MAD_HW_AUDIO = 0x01,
MAD_HW_BEACON = 0x02,
MAD_HW_ULTRASOUND = 0x04,
MAD_SW_AUDIO = 0x05,
};
enum afe_cal_mode {
AFE_CAL_MODE_DEFAULT = 0x00,
AFE_CAL_MODE_NONE,
};
struct afe_audio_buffer {
dma_addr_t phys;
void *data;
uint32_t used;
uint32_t size;/* size of buffer */
uint32_t actual_size; /* actual number of bytes read by DSP */
struct ion_handle *handle;
struct ion_client *client;
};
struct afe_audio_port_data {
struct afe_audio_buffer *buf;
uint32_t max_buf_cnt;
uint32_t dsp_buf;
uint32_t cpu_buf;
struct list_head mem_map_handle;
uint32_t tmp_hdl;
/* read or write locks */
struct mutex lock;
spinlock_t dsp_lock;
};
struct afe_audio_client {
atomic_t cmd_state;
/* Relative or absolute TS */
uint32_t time_flag;
void *priv;
uint64_t time_stamp;
struct mutex cmd_lock;
/* idx:1 out port, 0: in port*/
struct afe_audio_port_data port[2];
wait_queue_head_t cmd_wait;
uint32_t mem_map_handle;
};
struct aanc_data {
bool aanc_active;
uint16_t aanc_rx_port;
uint16_t aanc_tx_port;
uint32_t aanc_rx_port_sample_rate;
uint32_t aanc_tx_port_sample_rate;
};
int afe_open(u16 port_id, union afe_port_config *afe_config, int rate);
int afe_close(int port_id);
int afe_loopback(u16 enable, u16 rx_port, u16 tx_port);
int afe_sidetone_enable(u16 tx_port_id, u16 rx_port_id, bool enable);
int afe_loopback_gain(u16 port_id, u16 volume);
int afe_validate_port(u16 port_id);
int afe_get_port_index(u16 port_id);
int afe_get_topology(int port_id);
int afe_start_pseudo_port(u16 port_id);
int afe_stop_pseudo_port(u16 port_id);
uint32_t afe_req_mmap_handle(struct afe_audio_client *ac);
int afe_memory_map(phys_addr_t dma_addr_p, u32 dma_buf_sz,
struct afe_audio_client *ac);
int afe_cmd_memory_map(phys_addr_t dma_addr_p, u32 dma_buf_sz);
int afe_cmd_memory_map_nowait(int port_id, phys_addr_t dma_addr_p,
u32 dma_buf_sz);
int afe_cmd_memory_unmap(u32 dma_addr_p);
int afe_cmd_memory_unmap_nowait(u32 dma_addr_p);
void afe_set_dtmf_gen_rx_portid(u16 rx_port_id, int set);
int afe_dtmf_generate_rx(int64_t duration_in_ms,
uint16_t high_freq,
uint16_t low_freq, uint16_t gain);
int afe_register_get_events(u16 port_id,
void (*cb) (uint32_t opcode,
uint32_t token, uint32_t *payload, void *priv),
void *private_data);
int afe_unregister_get_events(u16 port_id);
int afe_rt_proxy_port_write(phys_addr_t buf_addr_p,
u32 mem_map_handle, int bytes);
int afe_rt_proxy_port_read(phys_addr_t buf_addr_p,
u32 mem_map_handle, int bytes);
void afe_set_cal_mode(u16 port_id, enum afe_cal_mode afe_cal_mode);
int afe_port_start(u16 port_id, union afe_port_config *afe_config,
u32 rate);
int afe_port_start_v2(u16 port_id, union afe_port_config *afe_config,
u32 rate, u16 afe_in_channels, u16 afe_in_bit_width,
struct afe_enc_config *enc_config);
int afe_spk_prot_feed_back_cfg(int src_port, int dst_port,
int l_ch, int r_ch, u32 enable);
int afe_spk_prot_get_calib_data(struct afe_spkr_prot_get_vi_calib *calib);
int afe_port_stop_nowait(int port_id);
int afe_apply_gain(u16 port_id, u16 gain);
int afe_q6_interface_prepare(void);
int afe_get_port_type(u16 port_id);
int q6afe_audio_client_buf_alloc_contiguous(unsigned int dir,
struct afe_audio_client *ac,
unsigned int bufsz,
unsigned int bufcnt);
struct afe_audio_client *q6afe_audio_client_alloc(void *priv);
int q6afe_audio_client_buf_free_contiguous(unsigned int dir,
struct afe_audio_client *ac);
void q6afe_audio_client_free(struct afe_audio_client *ac);
/* if port_id is virtual, convert to physical..
* if port_id is already physical, return physical
*/
int afe_convert_virtual_to_portid(u16 port_id);
int afe_pseudo_port_start_nowait(u16 port_id);
int afe_pseudo_port_stop_nowait(u16 port_id);
int afe_set_lpass_clock(u16 port_id, struct afe_clk_cfg *cfg);
int afe_set_lpass_clock_v2(u16 port_id, struct afe_clk_set *cfg);
int afe_set_lpass_clk_cfg(int index, struct afe_clk_set *cfg);
int afe_set_digital_codec_core_clock(u16 port_id,
struct afe_digital_clk_cfg *cfg);
int afe_set_lpass_internal_digital_codec_clock(u16 port_id,
struct afe_digital_clk_cfg *cfg);
int afe_enable_lpass_core_shared_clock(u16 port_id, u32 enable);
int q6afe_check_osr_clk_freq(u32 freq);
int afe_send_spdif_clk_cfg(struct afe_param_id_spdif_clk_cfg *cfg,
u16 port_id);
int afe_send_spdif_ch_status_cfg(struct afe_param_id_spdif_ch_status_cfg
*ch_status_cfg, u16 port_id);
int afe_spdif_port_start(u16 port_id, struct afe_spdif_port_config *spdif_port,
u32 rate);
int afe_turn_onoff_hw_mad(u16 mad_type, u16 mad_enable);
int afe_port_set_mad_type(u16 port_id, enum afe_mad_type mad_type);
enum afe_mad_type afe_port_get_mad_type(u16 port_id);
int afe_set_config(enum afe_config_type config_type, void *config_data,
int arg);
void afe_clear_config(enum afe_config_type config);
bool afe_has_config(enum afe_config_type config);
void afe_set_aanc_info(struct aanc_data *aanc_info);
int afe_port_group_set_param(u16 group_id,
union afe_port_group_config *afe_group_config);
int afe_port_group_enable(u16 group_id,
union afe_port_group_config *afe_group_config, u16 enable);
int afe_unmap_rtac_block(uint32_t *mem_map_handle);
int afe_map_rtac_block(struct rtac_cal_block_data *cal_block);
int afe_send_slot_mapping_cfg(
struct afe_param_id_slot_mapping_cfg *slot_mapping_cfg,
u16 port_id);
int afe_send_custom_tdm_header_cfg(
struct afe_param_id_custom_tdm_header_cfg *custom_tdm_header_cfg,
u16 port_id);
int afe_tdm_port_start(u16 port_id, struct afe_tdm_port_config *tdm_port,
u32 rate, u16 num_groups);
void afe_set_routing_callback(routing_cb);
int afe_get_av_dev_drift(struct afe_param_id_dev_timing_stats *timing_stats,
u16 port);
int afe_get_svc_version(uint32_t service_id);
int afe_request_dma_resources(uint8_t dma_type, uint8_t num_read_dma_channels,
uint8_t num_write_dma_channels);
int afe_get_dma_idx(bool **ret_rddma_idx,
bool **ret_wrdma_idx);
int afe_release_all_dma_resources(void);
int afe_i2s_port_start(u16 port_id, struct afe_i2s_port_config *i2s_port,
u32 rate, u16 num_groups);
int afe_port_group_mi2s_enable(u16 group_id,
union afe_port_group_mi2s_config *afe_group_config,
u16 enable);
#endif /* __Q6AFE_V2_H__ */
|